Page 20 of 279 results (0.002 seconds)

CVSS: 8.8EPSS: 0%CPEs: 178EXPL: 0

Insufficient control flow management in AmdCpmGpioInitSmm may allow a privileged attacker to tamper with the SMM handler potentially leading to escalation of privileges. • https://www.amd.com/en/resources/product-security/bulletin/amd-sb-1027.html •

CVSS: 7.8EPSS: 0%CPEs: 1EXPL: 0

Failure to validate privileges during installation of AMD Ryzen™ Master may allow an attacker with low privileges to modify files potentially leading to privilege escalation and code execution by the lower privileged user. • https://www.amd.com/en/corporate/product-security/bulletin/AMD-SB-1052 • CWE-269: Improper Privilege Management •

CVSS: 4.7EPSS: 0%CPEs: 340EXPL: 0

When SMT is enabled, certain AMD processors may speculatively execute instructions using a target from the sibling thread after an SMT mode switch potentially resulting in information disclosure. A flaw was found in HW. When SMT is enabled, certain AMD processors may speculatively execute instructions using a target from the sibling thread after an SMT mode switch, potentially resulting in information disclosure. • https://security.gentoo.org/glsa/202402-07 https://www.amd.com/en/corporate/product-security/bulletin/AMD-SB-1045 https://access.redhat.com/security/cve/CVE-2022-27672 https://bugzilla.redhat.com/show_bug.cgi?id=2174765 •

CVSS: 5.3EPSS: 0%CPEs: 100EXPL: 0

Insufficient input validation in the SMU may allow an attacker to improperly lock resources, potentially resulting in a denial of service. Una validación de entrada insuficiente en la SMU puede permitir que un atacante bloquee recursos incorrectamente, lo que podría provocar una denegación de servicio. • https://www.amd.com/en/corporate/product-security/bulletin/AMD-SB-1032 • CWE-20: Improper Input Validation •

CVSS: 7.5EPSS: 0%CPEs: 100EXPL: 0

Insufficient bound checks in the SMU may allow an attacker to update the SRAM from/to address space to an invalid value potentially resulting in a denial of service. Las comprobaciones limitadas insuficientes en la SMU pueden permitir que un atacante actualice la SRAM desde/hacia el espacio de direcciones a un valor no válido, lo que podría provocar una denegación de servicio. • https://www.amd.com/en/corporate/product-security/bulletin/AMD-SB-1032 • CWE-119: Improper Restriction of Operations within the Bounds of a Memory Buffer •